注册登录

EETOP 创芯网论坛 (原名：电子顶级开发网) 返回首页

forest103459的个人空间 https://blog1.eetop.cn/?115639 [收藏] [复制] [分享] [RSS]

日志

Elsevier- Asic And Fpga Verification - A Guide To Component Modeling

已有 747 次阅读| 2008-7-22 01:34

Elsevier- asic And FPGA Verification - A Guide To Component Modeling
做前端验证的朋友可以下载下来看看.

Elsevier- Asic And Fpga Verification - A Guide To Component Modeling.part01.rar
(2008-07-22 01:34:17, Size: 195 KB, Downloads: 2)

Elsevier- Asic And Fpga Verification - A Guide To Component Modeling.part02.rar
(2008-07-22 01:34:17, Size: 195 KB, Downloads: 1)

Elsevier- Asic And Fpga Verification - A Guide To Component Modeling.part03.rar
(2008-07-22 01:34:17, Size: 195 KB, Downloads: 1)

Elsevier- Asic And Fpga Verification - A Guide To Component Modeling.part04.rar
(2008-07-22 01:34:17, Size: 195 KB, Downloads: 1)

Elsevier- Asic And Fpga Verification - A Guide To Component Modeling.part05.rar
(2008-07-22 01:34:17, Size: 195 KB, Downloads: 1)

Elsevier- Asic And Fpga Verification - A Guide To Component Modeling.part06.rar
(2008-07-22 01:34:17, Size: 195 KB, Downloads: 1)

Elsevier- Asic And Fpga Verification - A Guide To Component Modeling.part07.rar
(2008-07-22 01:34:17, Size: 131 KB, Downloads: 1)

收藏分享邀请举报

全部作者的其他最新日志

• FPGA的电源定序电路
• FPGA-CPLD 数字电路设计经验分享
• Fpga Cpld的基本概念
• Systemc Modelsim
• Ieee 1364.1 - 2002 Standard For Verilog Rtl

评论 (0 个评论)

forest103459

0
周排名
0
月排名
0
总排名
0
关注
1
粉丝
1
好友
0
获赞
1
评论
274
访问数

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号京公网安备:11010502037710 )

GMT+8, 2025-5-25 02:00 , Processed in 0.118654 second(s), 12 queries , Gzip On, Redis On.

eetop公众号

创芯大讲堂

创芯人才网

返回顶部